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Fault-tolerant quantum error correction is a necessity for any quantum architecture destined to
tackle interesting, large-scale problems. Its theoretical formalism has been well founded for nearly
two decades. However, we still do not have an appropriate compiler to produce a fault-tolerant,
error corrected description from a higher level quantum circuit for state of the art hardware models.
There are many technical hurdles, including dynamic circuit constructions that occur when con-
structing fault-tolerant circuits with commonly used error correcting codes. We introduce a package
that converts high level quantum circuits consisting of commonly used gates into a form employing
all decompositions and ancillary protocols needed for fault-tolerant error correction. We call this
form the (I)initialisation, (C)NOT, (M)measurement form (ICM) and consists of an initialisation
layer of qubits into one of four distinct states, a massive, deterministic array of CNOT operations
and a series of time ordered X- or Z-basis measurements. The form allows a more flexbile ap-
proach towards circuit optimisation. At the same time, the package outputs a standard circuit or a
canonical geometric description which is a necessity for operating current state-of-the-art hardware
architectures using topological quantum codes.
The construction and compilation of quantum algo-
rithms has long been an active area of research [1–10].
Since the first work on designing circuits from abstract
quantum algorithms [11–18], research has been centred
on many different aspects of compilation and optimisa-
tion. These techniques have focused on aspects such as
minimising the total number of qubits [19–22], the depth
of quantum circuits [23–26], constraints related to hard-
ware [21, 27–32] and the minimisation of certain quan-
tum gates that are resource intensive when implemented
in error corrected hardware [33–38]. However, despite the
significant quantity of research in this area, much of the
early work omitted details of fault-tolerant error correc-
tion protocols. These protocols are not only instrumen-
tal in implementing any quantum algorithm, beyond a
handful of qubits, but place constraints on the cost met-
rics used when assessing optimal circuit constructions for
a higher level algorithm [39].
In recent years, theoretical research has begun to take
into account the considerations of error corrected com-
putation. Both high level quantum programming lan-
guages and efforts in optimisation have attempted to
re-engineer circuits under more appropriate constraints.
Most notably is the increased number of papers recognis-
ing that in fault-tolerant quantum computation a Clif-
ford + T universal gate set is generally used and the
resource penalty associated with the single qubit T =
|0〉〈0|+eipi/4|1〉〈1| gate requires the minimisation of both
the number of such gates and the corresponding T -depth
(the number of sequential applications of T -gates in a cir-
cuit) [33–38]. However, much of this work still abstracts
out concrete choices of quantum error correction (QEC)
coding and/or specific hardware implementations when
compiling and optimising quantum circuits.
From a hardware perspective, topological codes have
emerged as the preferred method for achieving a scalable
design. The majority of scalable architectures proposed
either use the 2-dimensional surface code [40–42], or the
3-dimensional Raussendorf model [43, 44] as the underly-
ing error correction method. These models are preferred
as they can be defined on a 2- or 3-dimensional nearest
neighbour array of qubits, facilitating experimental fabri-
cation, and have one of the highest fault-tolerant thresh-
olds of any error correction scheme (approaching 1% un-
der certain circuit assumptions) [45, 46]. Additionally,
realisation of error corrected algorithms is a function of
how the array of qubits is measured, rather than how it is
constructed (i.e. the actual choice of algorithm only dic-
tates the physical size of the lattice needed at the hard-
ware level, nothing more) [39, 47, 48], with error correc-
tion decoding and correction occurring concurrently with
algorithmic implementation [49, 50]. In recent years nu-
merous results have been published demonstrating hard-
ware accuracy sufficient for this coding model in both ion
traps and superconducting systems [51–55].
These topological codes also have the property, along
with more traditional concatenated CSS codes, that a
universal, error corrected gate set is built using the Clif-
ford + T library. The inherent fault-tolerant operations
allowed in these models are initialisations/measurements
in the Z- and X-bases and a two qubit CNOT gate.
Hadamard (H = (X + Z)/
√
2) and Phase (P =
√
Z)
gates can be realised in multiple ways [56–59], to com-
plete the Clifford set, while the T -gate is realised through
state injection, purification protocols and teleportations
[56]. State distillation protocols, necessary for the T
gate and some realisations of the H- and P -gates, domi-
nate the resources required for a large scale computation
[39, 42].
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2I. RESULTS
In this work we present a decomposition and compi-
lation package that can be the starting point for global
optimisation of a fault-tolerant, error corrected circuit in
either the topological models or any other model of error
correction where a Clifford + T library is used. This is
enabled by bringing high level quantum circuits consist-
ing of commonly used gates into the ICM form, which em-
ploys all decompositions and ancillary protocols needed
for fault-tolerant error correction.
The compiler outputs a circuit description necessary
for the execution of the high level circuit on a large
scale quantum computer using topological QECs.
The source code for this compiler can be found at
https://github.com/alexandrupaler/icmconvert.
In the appendix we provide detailed explanations
about a formalism for time-optimal computation that
allows dynamic quantum circuit corrections to be con-
verted into a deterministic circuit [57], each stage of the
compilation process, including standard circuit identities
used [12], gate approximations based on the results from
Ross and Selinger [35], and fault-tolerant ancillary pro-
tocols such as state injection and distillation [56].
II. FAULT-TOLERANT QUANTUM CIRCUIT
FORM
The form of fault-tolerant quantum circuits, which we
call the (I)nitialisation, (C)not, (M)easurement form [61],
is the result of converting a high level quantum circuit.
A high level circuit description is the equivalent of an
abstract high level quantum algorithm converted into a
standard quantum circuit representation utilising a well
defined universal gate set. The quantum algorithm, de-
scribed using Quipper [8] or Liquid [9], is output into
a circuit using those tools and languages, and compiled
into an ICM high level fault-tolerant quantum circuit us-
ing the herein presented framework. The ICM form is
presented by employing the formalism of time optimal
quantum computation [60] and recent advances in Clif-
ford + T gate decompositions [35].
This structure of the form consists of three layers.
The first is a series of qubit initialisations in either the
|0〉 state, the |+〉 state or the ancillary states |A〉 =
|0〉 + eipi/4|1〉, |Y 〉 = |0〉 + i|1〉. The |A〉 and |Y 〉 states
are used to implement teleported P =
√
Z and T =
√
P
gates. The second layer is a massive array of purely
CNOT gates which implement both the high level de-
composed algorithm and all ancillary protocols for fault-
tolerant computation. The final layer is a time-ordered
series of X- and Z basis measurements.
Unlike standard measurement based computation, the
ICM representation only chooses between X- and Z-basis
measurements. This is an important distinction, because
non-Clifford basis measurements require an extensive an-
Figure 1: The ICM compiler work flow.
cillary overhead due to fault-tolerant error correction re-
quirements.
ICM allows for a deterministic array of qubit initiali-
sations and CNOT gates to describe any high level quan-
tum algorithm, incorporating all necessary fault-tolerant
protocols. The standard implementation of Clifford + T
circuits involves active P -gate corrections that must be
adaptively patched into the quantum circuit as it is exe-
cuted. A correction is required 50% of the time for each
T gate.
Optimising circuits beyond individual T gates is prob-
lematic as we either need to reserve resources for possible
corrections or attempt to optimise the exponential num-
ber of possibilities for circuits containing many T -gates.
The time-optimal approach to Clifford + T circuits folds
this indeterminism into whether certain qubits are mea-
sured in the X- or Z-basis. The approach provides a
deterministic initialisation and CNOT structure for an
arbitrary large circuit.
Hence from this formalism, it is now possible to op-
timise circuits starting from any point, from individual
T -gates with required ancillary protocols up to the entire
high level circuit.
III. COMPILATION
The ICM form of arbitrary high level quantum
circuits is obtained by using an ICM compiler. This
takes an arbitrary quantum circuit as input. It out-
puts a standard circuit description and a canonical
geometric structure, also called geometric description,
that represents its implementation for topological QEC
codes. Figure 1 illustrates the compiler work flow.
The following will detail the steps utilised in the com-
piler to allow for a fault-tolerant compatible description
(quantum circuit or geometric) of the higher level circuit.
It should be noted that this compiler is acting at the
encoded level, i.e. each qubit in the circuit description is
encoded with an appropriate QEC. The physical details
3of how individual qubits are manipulated are assumed to
be compatible with the QEC implementation (i.e. phys-
ical gate can be switched on or off and have error rates
low enough to satisfy the fault-tolerant threshold of the
QEC code).
The arbitrary circuit input to this workflow is a quan-
tum algorithm that is already decomposed into a stan-
dard circuit gate set consisting of gates such as Toffoli, ar-
bitrary single qubit rotations and CNOT gates. This cir-
cuit may be optimised for qubits and/or computational
time before further decompositions. This work does not
address this level of circuit level optimisation. Once a
circuit has been specified (under whatever constraints),
it is input into this workflow which will apply further de-
compositions to ultimately reach a fault-tolerant, error-
corrected compatible representation.
The input circuit is specified as a list of non-ICM gates
(the arbitrary circuit in Figure 1) and the ICM form is al-
gorithmically constructed by replacing all non-ICM gates
with their corresponding fault-tolerant ICM implementa-
tions. Arbitrary non-ICM circuits include gates from a
previously chosen universal gate set. There are two pos-
sible situations: either the universal gate set is finite (e.g.
Clifford + T decompositions of a Toffoli gate) or infinite
(Arbitrary single qubit rotations are approximated up to
a residual error rate).
As a consequence, compiling an ICM circuit defined
over an infinite gate set is a two-step process. Firstly,
our software uses in the approximation step (first layer
in Figure 1) as detailed in Ref. [35] and outputs an in-
termediate circuit composed of gates from the finite (ap-
proximate) universal gate set Q1 = {H,P, T}. Secondly,
during the compilation step, the intermediate circuit is
further decomposed into the ICM representation (second
layer in Figure 1). For example, after decomposing an ar-
bitrary Z-rotational gate into a gate sequence from Q1,
the H,P ,T ∈ Q1 gates are compiled into ICM.
For the compilation step we chose to use the
{H,T, T †, P, P †, CNOT} finite gate set (Clifford + T ,
where T † and P † are realised by re-interpreting measure-
ment results of an ICM circuit), but treat the decomposi-
tion of the Toffoli, CPHASE, Controlled-V, Controlled-
V† gates as belonging to the approximation step. Al-
though these gates have exact decompositions, their opti-
mality in terms of T count is still researched (e.g. the Tof-
foli gate [62, 63]). The controlled-V gate, where V =
√
X
is a finite controlled rotation as it does not require ap-
proximating arbitrary rotations and is heavily utilised in
reversible circuit construction. Arbitrary controlled ro-
tations can also be converted into ICM form by using the
identities shown in the appendix and then performing an
approximation to arbitrary single qubit rotations using
the algorithm of Ross and Selinger [35].
Figure 1 mentions a decomposition database which in-
cludes known gate decompositions. The database stores
the corresponding circuit representing the matching gate
to be decomposed. For example, the Toffoli gate decom-
position is loaded from the database during the approx-
imation step. The T gate ICM decomposition is loaded
during the compilation step. The current version of our
compiler uses a text based human readable database file
format.
The resulting ICM circuit description includes a qubit
initialisation list, a CNOT gate list and a measurement
list (see output of second layer in Figure 1). In general, a
circuit’s qubit initialisations and measurements are con-
figurable because practical circuits are designed to sup-
port multiple input-output transformations. Exceptions
exist for qubits used in specific protocols (e.g. distilla-
tion, teleportation) or ancillary workbench qubits (e.g.
in adders). For example, as shown in the code segment
below, in the circuit description of a T gate (see the figure
for the teleported T gate in the appendix), the first line
specifies the initialisation basis of the second qubit, the
second line specifies a CNOT controlled by the second
qubit and targeting the first qubit. The third line indi-
cates that the first qubit is measured in the Z basis. The
initialisation of the first qubit is not specified, because it
is an input and thus configurable. At the same time, the
measurement of the second qubit is not specified. Note:
For a circuit that represents an entire algorithm, there
are no input or output qubits. Every qubit is initialised
and eventually measured. Certain techniques in topologi-
cal optimisation, specifically bridging [64], has significant
power when we do not have to consider inputs/outputs
which restrict which qubits can be bridged and which
cannot.
init 2 A
cnot 2 1
measure 1 Z
For input circuits using finite sets the complexity of the
ICM transformation algorithm is linear in the number of
gates in the input circuit. However, because gates from
an infinite gate set have to be firstly approximated, the
complexity of this procedure is a function of the chosen
approximation method. In the specific case of this soft-
ware, the number of gates needed scales logarithmically
with the approximation error [35]. The overhead associ-
ated with the ICM representation depends on the ICM
compilation step, because the optimality of approximat-
ing arbitrary quantum gates is a function of the resulting
T gate count, which in turn is algorithm specific. For ex-
ample, Ross and Selinger’s algorithm achieves a T count
bounded by 4 log2(1/ε)+O(log(log(1/ε))) for an approx-
imation precision ε [35].
For a q-qubit non-ICM circuit consisting of n gates
chosen from the finite universal gate set, the resulting
ICM circuit description (not including distillation pro-
tocols) will require O(q) qubits and O(n) gates, because
the fault-tolerant teleportation-based gate constructions
introduce a constant number of ancillary qubits (maxi-
mum 5 for the T gate) and of gates (maximum 6 for the
T gate). Including distillation protocols into the ICM
description introduces a polynomially bounded overhead
of additional resources (qubits and gates).
4Figure 2: Initialisation geometries for a primal qubit
(two white strands): a) X-basis initialisation; b) Z-basis
initialisation; c) initialisation into |A〉 or |Y 〉, depending on
the state of the injected qubit whose existence is abstracted
at the tip of the two pyramids.
IV. GEOMETRIC DESCRIPTION
Topologically error-corrected computations have a vi-
sual representation. The canonical geometric description
is a three-dimensional bijective mapping of the circuit
description. Bijectivity is the property of each circuit
description element to have a single corresponding struc-
ture in the geometric description, and vice versa. The
geometric description can be optimised [48, 59, 64, 65],
but its canonicity and bijectivity would be difficult to re-
gain. Similarly to the circuit description, the geometric
description consists of three geometric regions: initialisa-
tion, CNOT and measurement. The bijective relation is
recognised also in terms of the temporal axis: due to the
fact that the geometry occupies a cuboid region of the
three-dimensional space, the inputs are on the left of the
cuboid, the outputs on the right, and CNOTs are ordered
inside from left to right. This is exactly the quantum cir-
cuit formalism convention.
From a geometrical point of view, qubits are defined
as pairs of strands (marked white in Figure 2). There
are two possible types of strands: primal and dual.
These two types are a function of how the surface and
Raussendorf codes work and are necessary to achieve
topological braided logic [42, 43]. Consequently, two
types of qubits can be defined: primal and dual. For ex-
ample, a primal qubit is determined by a pair of primal
strands. Due to the manner how strands are constructed
in the surface code, they are also commonly called defects
[42]. The difference between primal and dual defects cor-
responds to regions of the physical quantum hardware
that is ”switched off” in order to create them. Restrict-
ing the discussion to the surface code [42], a primal defect
is created when plaquette stabilisers are switched off and
dual defects when vertex stabilisers are switched off.
The CNOT gate is implemented, both in the surface
code (2D) and Raussendorf code (3D), by braiding a pri-
mal strand (corresponding to the target qubit) around a
dual strand (corresponding to the control qubit). This
Figure 3: A primal-primal CNOT: a) The circuit identity;
b) Primal strands are red and the duals are blue. The control
qubit is represented in the upper region of the geometry, and
the target qubit in the lower. By comparing the geometry
with Figure 3a), the dual strand is identified as the ancillary
initialised into |+〉 and measured in the X basis. Each of the
three braids between the blue dual and the red primal strands
has a corresponding CNOT.
represents a primal-dual CNOT gate implementation,
and can be extended to a primal-primal CNOT by using
the circuit identity from Figure 3a). The qubits labelled
with |ci〉, |co〉, |ti〉 and |to〉 will be mapped to primals, and
the ancillary qubit (initialised into |+〉 and measured in
the Z basis) is going to be dual in the geometric descrip-
tion. The ancillary is the control for the three CNOTs,
while the other qubits are targets. The resulting geomet-
ric representation of the dual qubit (Figure 3b)) hints
at the vertical representation of the CNOT gate in the
circuit formalism.
Strands are composed of multiple segments parallel to
either the x, y or z axis [43, 44]. Three-dimensional coor-
dinates are sufficient to describe computations protected
using the 2- or 3-dimensional codes. The properties of the
coordinates are dictated by the structure of the surface
codes: primal segment end point coordinates consist en-
tirely of odd integer values, and dual segment end points
of even integer values.
The generated circuit geometric description references
qubit initialisations, measurements and the structure of
the strands (list of segments). The braids do not have
to be explicitly described, because, using geometric al-
gorithms, it is possible to efficiently infer the braids
(CNOTs) existing in a geometric description consisting
of segments specified using their end point coordinates
[66].
Geometrically described qubit initialisations are illus-
trated in Figure 2. The measurement geometries are sim-
ilar, but mirrored along the time axis (the x-axis for each
figure). The interpretation of the geometries is inter-
changed between qubit types. For example, initialising a
primal qubit into the X basis uses the same geometry as
dual qubit Z initialisation. The primal X initialisation
(Figure 2a) requires, from a geometrical perspective, to
keep the strands separated, whereas a Z initialisation re-
quires connecting the strands into an U-shaped structure
(Figure 2b). Measuring a primal qubit into the previ-
ous two bases uses the same geometric structures, but
vertically flipped due to the time axis assumed in the
canonical representation. ICM circuit qubits can also
be initialised into the |A〉 or |Y 〉 states. The initialisa-
tion geometries are similar to primal Z-basis initialisa-
5Figure 4: The qubits represented by a canonical geometric de-
scription can be configured, similar to a circuit description, to
be initialised or measured into multiple bases. The procedure
requires a configuration point (red) and two segments (green)
that connect to the end points (grey) of the qubit segments
(black).
tion. The major difference is that instead of a single
connecting strand, there is a point (injection point) from
which two disjoint strands are defined (Figure 2c). Be-
tween a qubit’s strand end points there could be either
no connecting strand, a connecting strand, or two dis-
joint strands intersecting at a point. The previous three
options are valid for qubit initialisation and for measure-
ments only the first options are valid in the context of
this work.
Similar to the quantum circuit description, the geo-
metric description is configurable at circuit inputs and
outputs, too. We achieved this by introducing a configu-
ration point at the geometric middle of an imaginary seg-
ment connecting the qubit’s strands end points (Figure
4a). The point corresponds to a possible injection point
(compare Figures 4a and 2c). Configuring an ICM cir-
cuit to perform an X measurement on a specific primal
qubit is equivalent to deleting the corresponding point
and the incident segments (Figure 4b), while Z measure-
ment requires joining the incident segments and deleting
the point (Figure 4c). The same scenarios can be applied
for X or Z initialisation, but the point and its incident
segments are kept into the geometry for ancillary state
initialisation (Figure 4d).
The generated geometric description includes a list of
three-dimensional end point coordinates and a list of seg-
ments existing between the end points. Furthermore, the
initialisation and measurement points are marked accord-
ingly: |A〉 initialisation points, |Y 〉 initialisation points
and ICM circuit inputs and outputs (configurable geom-
etry). Table I contains the description, split into five
columns, of the geometry from Figure 3. The first value
(4) indicates the number of configuration points. The fol-
lowing two lines indicate the number of three-dimensional
coordinates (23) and segments (23). The coordinates,
enumerated in the second and third columns, are of the
form id, x,y,z, where id is a running index. In the
first column, the line 3,10,13,16 lists the coordinate
indices representing the four initialisation and measure-
ment points.
The remaining entries in the first column and the en-
tire second column are index pairs indicating end points
of geometric segments. The coordinates of primal config-
uration points contain an odd integer value, due to their
4 11,13 1,0,0,0 14,2,12,0 3,i
23 12,13 2,0,0,2 15,2,12,2 10,i
23 14,16 3,0,0,1 16,2,12,1 13,o
3,10,13,16 15,16 4,0,6,0 17,-1,9,1 16,o
1,3 11,14 5,0,6,2 18,-1,5,1
2,3 12,15 6,0,8,0 19,1,5,1
4,5 17,18 7,0,8,2 20,1,5,-1
1,4 18,19 8,0,12,0 21,3,5,-1
2,5 19,2 9,0,12,2 22,3,5,1
6,7 20,21 10,0,12,1 23,3,9,1
8,1 21,22 11,2,0,0
9,1 22,23 12,2,0,2
6,8 17,23 13,2,0,1
7,9
TABLE I: The geometric description of the primal-primal
CNOT from Figure 3. Due to its length, the description is
split into five columns.
definition at the middle of primal segments. For exam-
ple, point 3 is the middle of segment 1,2, the sum of
segments 1,3 and 2,3.
Finally, the fourth column specifies the configuration
point types. The third (control) and tenth (target)
points are inputs, while the thirteenth (control) and
sixteenth (target) are corresponding to outputs (compare
with Figures 3a and 3b).
V. EXAMPLE ICM CIRCUITS.
Diagrammatically, even comparatively small quantum
circuits (such as a single Toffoli gate) are extremely large,
especially when state distillation protocols for |A〉 and
|Y 〉 states are introduced. The previously presented com-
piler can operate on arbitrary sized circuits and outputs
to multiple formats (e.g. the geometric description).
Due to the size restrictions, we illustrate two specific
examples: a T and a controlled-V gate. Figure 5 illus-
trates the canonical geometric form for a topological cir-
cuit derived from the deterministic T gate described in
appendix, which is shown in ICM form). In this circuit,
input 3 and output 60 represent the actual input/outputs
for the circuit while the remaining numbered nodes cor-
respond to ancilla initialisations (|0〉, |+〉, |A〉 and |Y 〉)
and possible X- and Z-basis measurements to enact the
teleported T -gate and possible P -gate correction.
We also illustrate the series of decomposition steps to
convert a controlled-V gate over two qubits into ICM
form without including distillation protocols. At the in-
put level, a controlled-V gate is a single two-qubit oper-
ation, as illustrate in Figure 6a). This gate can be ex-
pressed exactly in the Clifford + T form (which may or
may not have already been performed before being com-
piled into ICM form) [Figure 6b]. Compilation converts
this circuit into the one shown in Figure 6c), where T -
gates are compiled into teleportation circuits with both
6Figure 5: Example: the canonical geometry of the T gate circuit (see appendix)
|A〉 and |Y 〉 ancillary states and each Hadamard gate is
decomposed into three teleportations, each requiring a
|Y 〉 ancilla.
The pair of dotted measurement boxes represents bases
choices for qubit measurement that are predicated on
the logical measurement results from previous telepor-
tations (the classical control dependance is indicated).
Temporal ordering is indicated by staggering each T -gate
sub-circuits measurements. This staggering is required in
case classical X-corrections are required which can con-
vert subsequent T -gates to T †-gates and vice versa. This
ensures that the T -depth of the ICM circuit is identical
to the higher level Clifford + T description.
VI. DISCUSSION
The ICM form allows for an arbitrary high-level
circuit, obtained from high level quantum languages like
e.g. Quipper, to be decomposed into a time-optimal,
deterministic form. Deterministic form implies that the
array of CNOTs are fixed and the only probabilistic
elements in the circuit are the X/Z basis choices for
measurements that occur through the decomposition of
T -gates. This form is, at least at the circuit description
level, deliberately wasteful. We intentionally introduce
a large number of ancillary qubits in order to have a
deterministic array of qubit initialisations and CNOTs
which can then be converted to a geometric structure
(for topological codes) or to another output format if
different error correction codes are used. This provides
us with a starting point for further optimisation at
any level. Individual high-level gates (Toffoli gates or
arbitrary logical rotations) could be optimised or the
entire high-level quantum circuit, if desired.
VII. OPTIMAL GEOMETRICAL
DESCRIPTIONS
Restricting the discussion to topological quantum
codes, namely the surface code and the Raussendorf
code, it has been shown that various topological tech-
niques can be used to significantly reduce the space/time
volume of a quantum circuit [48, 59, 64, 65, 72]. Figure
7 illustrates what has been derived previously for a
distillation circuit for |Y 〉 states. In this example, the
space/time volume of a topological circuit was reduced
by a factor of 11 from the original, canonical, ICM
circuit. This space/time optimisation relates directly to
the number of physical qubits and computational time
required to implement a circuit and is a purely classical
problem [39]. Compression of topological circuits result
in structures that bare very little resemblance to the
original circuit specification and consists of topological
structures that no longer directly relate to individual
qubits and CNOT gates in the original circuit [48].
Therefore, the fan-out of ancillary qubits in the ICM
representation may not be detrimental to a compressed
and optimised topological structure. A formal solution
to the compression of topological circuits has still
not been developed and therefore the degree in which
resources from the ICM conversion can be recovered is
still unclear. However, the ICM representation allows
us to have an appropriate circuit to start the optimi-
sation procedure. Without the ICM form, the initial
topological circuit would be undefined (as every T -gate
requires a quantum correction 50% of the time, and
one cannot predict which corrections will be necessary
before computation begins). Therefore circuit compres-
sion would be restricted to individual T -gates or be
deliberately wasteful (by including space/time regions
in the computation for corrections regardless of whether
or not they are needed) or attempt to optimise as many
of the 2#T -gates combinations of circuits as possible.
Neither of these options is desirable.
VIII. TIME-ORDERED ICM OPERATIONS
A second significant issue that needs to be considered
when determining at what level quantum circuits are con-
verted into ICM form and optimised is related to the clas-
sical information required in the circuit and when that
information becomes available. As described in the pre-
vious sections, various measurement results in the ICM
7Figure 6: Controlled-V gate into ICM form. a) Decomposition of a controlled-V gate in terms of Clifford+ T gates. b)
Set of decompositions for a controlled-V gate, without the inclusion of state distillation circuits. It is visible that, circuits
expand significantly when placed into ICM form. The circuit has a T -count of three and a T -depth of two, the two middle
T -gates in the decomposition can be applied in parallel.
representation dictate which basis subsequent measure-
ments are performed in. These basis measurements are
always in either the X or Z-basis and are therefore re-
lated through a Hadamard operation that can be imple-
mented using code deformation [57] rather than addi-
tional teleportations, without destroying the ICM struc-
ture. However, when optimising a circuit globally, ex-
traordinary care must be taken to ensure that classical
information from these measurements is obtained as soon
as possible and without disrupting the time-ordering re-
quired from the ICM representation.
Rules for topological compression do not take into ac-
count the aspects of time ordering. The example shown
in Figure 7 does not have time ordering (as the entire
circuit is based on Clifford elements) and so no further
constraints need to be imposed when performing optimi-
sation. However, for general circuits, this will not be the
case and further constraints need to be placed on any
optimisation technique.
As we are still developing compression techniques and
optimisation software for topological quantum circuits,
it remains unclear how these constraints will effect the
level to which circuits can be optimised. Manual tech-
niques were used in benchmarking Shor’s algorithm [39],
where circuits were optimised at the level of individual
state distillation circuits and T -gates [48, 64]. The ICM
form allows a circuit or topological structure to be defined
for an arbitrarily large circuit, but it may be inefficient
or undesirable to compress and optimise extremely large
circuits. Instead it may be more preferable to optimise
individual compound gates, or small subroutines that are
routinely used. Until we have a more concrete formalism
for optimisation, particularly for the case of topological
circuits, the level to which the ICM form is used for the
high-level algorithm remains an open question.
8Figure 7: Example of resource optimisation for a topological quantum circuit [64]. a) An ICM form of a state
distillation circuit is converted to a geometrical representation for topological codes. b) Compression techniques are then used
to reduce the space/time volume of the geometric structure which reduces physical resources for computation. In this example,
the space/time volume was reduced by a factor of 11.
IX. CONCLUSION
In this paper we have introduced software to convert
a high-level quantum algorithm into a fault-tolerant rep-
resentations that consists of a set of qubit initialisations,
a large CNOT array and measurements in the X- and
Z-basis. This allows us to design a circuit compatible
with all fault-tolerant protocols for a large range of error
correcting codes whose only non-deterministic element is
the basis choices for measurement. The ICM represen-
tation allows us to generate a canonical geometric de-
scription that fully describes the implementation of the
algorithm using topological codes that forms the basis
of all current hardware models. The ICM representation
for quantum circuits is directly related to algorithmically
specific graph states that can be produced by mapping a
quantum circuit to a standard 2-dimensional cluster state
and performing all Clifford basis measurements in the al-
gorithmic specification prior to computation. Our work
extends this to fully error corrected circuits, their nec-
essary decomposition and ancillary protocols; it also can
be used to connect work in higher level circuit synthe-
sis and optimisation to the reality of implementing and
optimising these algorithms on actual physical hardware
models.
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XI. APPENDIX
A. Gate Primitives and Decompositions:
We begin with a set of circuit decompositions from
higher level circuit primitives into an appropriate Clifford
+ T set of gates, compatible with fault-tolerant error cor-
rection. Our compiler uses the following high level circuit
primitives: CNOT, Toffoli, Controlled-V (†) (V =
√
X),
Hadamard and other arbitrary single qubit gates. The
Toffoli and Controlled-V (†) gates are replaced with stan-
dard decompositions in terms of the Clifford + T library
as shown in Figure 8a) and Figure 8b). For the Toffoli
gate, we use the original decomposition containing seven
T -gates [12], and the software will be periodically up-
dated with other decompositions with reduced T -counts
and T -depths [62, 63].
Hadamard gates are decomposed in terms of telepor-
tation circuits using the ancilla state |Y 〉, as shown in
Figure 8d). For topological implementations there are
methods of applying the Hadamard using code deforma-
tion [57], which allow for the ancilla state |Y 〉 to be re-
peatedly used. Otherwise it needs to be distilled each
time such a state is required [59]. We choose not to
utilise this technique because the code deformation pro-
tocol acts somewhat like a black box, and optimisation
has to occur around these objects. While utilising a tele-
ported Hadamard requires more resources (as |Y 〉 states
can no longer be recycled), this maintains the ICM form
for the entire circuit. Adding in black box elements (such
as code-deformed Hadamards or other circuit substruc-
tures) may prove to be beneficial in future optimisation
algorithms. However, at this stage a global ICM repre-
sentation is a good starting point.
For arbitrary single qubit rotations, we utilise the
algorithm of Ross and Selinger [35]. This algorithm
comes close to achieving the theoretical lower bound
for approximating arbitrary Z-rotations in terms of
Clifford + T gates up to a specified error,  [67]. Recent
techniques in probabilistic circuits have demonstrated a
scaling for approximating Z-axis rotations better than
this lower bound, but they reintroduce probabilistic
corrections that this work is attempting to eliminate
[68, 69]. Arbitrary axis rotations are then achieved via a
standard Euler angle decomposition, with X-axis rota-
tions approximated via Z-axis rotations and Hadamard
gates, R~n(ω) = Rz(α)HRz(β)HRz(γ).
B. Selective Source and Destination Teleportation:
Eliminating dynamic corrections
In many fault-tolerant, error corrected models, P - and
T -gates are achieved via the teleportation circuits shown
in Figure 8e) and Figure 8f). These gates are intrinsically
probabilistic, and with 50% probability may apply the
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Figure 8: Circuit decompositions. a) Toffoli gate using CNOT, T , T † and H gates [12]. b) Controlled-V gate. c) Arbitrary
Rz(θ) gate decomposed in terms of H- and T -gates. The length of the sequence, L is related to the approximation error of the
gate, , L = O(log(1/)). d) Hadamard gate using P -gates. The X-basis measurement determines a Y = XZ Pauli correction.
e) and f) Teleported rotational gates using the magic states |A〉 and |Y 〉. These ancillary states are injected at high error,
encoded and then purified using ancillary protocols [56]. The correction for the P -gate is a Pauli Y -gate and can be tracked,
while the correction for the T -gate requires a subsequent P -gate that must be applied to the actual quantum data. g) is the
decomposition of an arbitrary controlled unitary, where the single qubit gates, A, B and C are further decomposed into Clifford
+ T gates.
gates P † or T † instead. For the P -gate, this indetermin-
ism is not a problem, as the Z gate is used as a correction
(ZP † = P ); this can be tracked by updating the Pauli
frame [70]. However, the correction for the T -gate is a
P -gate (PT † = T ), which can not be classically tracked
and therefore must be applied using active quantum cir-
cuitry. As this correction occurs with a probability of
50%, the initial quantum circuit (consisting of many T -
gates when fully decomposed) cannot be assumed and
optimised prior to computation.
In a result from Fowler [60], the following trick can
be used to construct deterministic circuitry regardless of
this probabilistic teleportation and transfer the indeter-
minism of the global circuit to basis choices for qubit
measurements after the deterministic circuit is executed.
This is similar to measurement based quantum computa-
tion [71], where a universal, algorithmically independent,
resource state is constructed and measurement outcomes
inform basis choices for subsequent measurements.
The two relevant circuits are known as selective source
and selective destination teleportation, illustrated in Fig-
ure 9a) and Figure 9b).
The circuit in Figure 9a) allows us to selectively tele-
port a state to a qubit line where a P -gate is waiting to
perform a correction or not, depending on the pattern
(Z/X) or (X/Z) of the chosen measurements. Once such
a choice is made, the circuit in Figure 9b) allows us to
selectively choose one of two source qubits to teleport
to the output. These two circuits, combined, and com-
muting the P -gate correction through the control line in
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Figure 9: Teleportations: a) Selective destination; b) Selective source [60] and the combination of the two c), with the
teleportation circuit [Figure 8d)] to produce deterministic circuitry for a T -gate. d) Hadamard gate converted to ICM form.
Note that there are Pauli corrections based on all three X-measurements which are classically tracked. Dotted boxes represent
possible basis choices that chooses the target qubit (source qubits) for teleportation and in Figure d) is controlled based on the
first Z-basis measurement.
Figure 9a) allows us to perform a T -gate with determinis-
tic circuitry [Figure 9c]. The original Z-measurement for
the T -gate teleportation is now used to classically control
a set of X- and Z-basis measurements on the other qubits
(the dotted boxes represent the two basis choices). The
P -gate correction can be commuted through the control
of a CNOT gate and rotates one of the |+〉 qubits to the
|Y 〉 = P |+〉 state.
This basic element represents the building block of the
ICM representation for an an arbitrary, high level, quan-
tum circuit. The structure is such that we have a vertical
line of qubit initialisations (I), followed by an array of
only CNOT gates (C) and then by a time-ordered series
of either X- or Z-measurements (M).
The Hadamard gate, using |Y 〉 state resources, as
shown in Figure 8b), can also be expressed in terms
of teleportation circuits and hence be put into ICM
form [12]. In Figure 9d), there are classical corrections
based on the three X-basis measurements. However,
these corrections are all Pauli corrections and can be
classically tracked.
C. Adding in Fault-tolerant Protocols:
Based on the circuit decompositions shown so far, we
take a high level quantum circuit, that may already be
optimised with respect to a certain set of metrics. Addi-
tionally, we assume a universal gate set that is not auto-
matically compatible with fault-tolerant error correction
and we first convert it into a Clifford + T representa-
tion, useful for both standard topological encoding and
CSS concatenated encoding. Once this decomposition is
done, we introduce selective source and destination cir-
cuits to place the entire circuit into an ICM form. This
form of the higher level circuit is time optimal, given the
details of the decomposition to the Clifford + T level
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(i.e. the T -depth before introducing selective source and
destination circuits determines the run-time of the com-
putation, reducing T -depth at this level will reduce com-
putation time [60]). We do not consider optimisation at
this higher level, as we do not focus on determining the
best structure of the high-level circuit in terms of reduced
T -depths.
At the initialisation layer, we have a selection of four
basis states, {|0〉, |+〉, |Y 〉, |A〉}. The |0〉 and |+〉 states
can be initialised fault-tolerantly, intrinsically, with all
relevant QEC codes for large scale hardware architec-
tures. The states |A〉 and |Y 〉, in general, cannot be.
This is particularly true for QEC models currently con-
sidered for large-scale hardware architectures, the topo-
logical surface and Raussendorf codes. These states must
be injected into the computer at high error and then re-
cursively distilled. For the |A〉 state, we utilise 15 low-
fidelity states and then run a distillation circuit based
on the [[15,1,3]] Reed-Muller code. This, when success-
ful, will reduce the error from O(p) to O(p3); if this is
still not sufficient, the process is concatenated, and 15 of
these output states are used in a further distillation cir-
cuit. For the |Y 〉 state, a similar procedure is performed,
this time utilising seven resource states and the [[7,1,3]]
Steane code. For states with input error rates of p, each
of these circuits fail with probability O(p) [56].
Examples of these circuits are shown in Figure 10a)
and Figure 10b), which are well known in the literature.
In Figures 10c) and Figure 10d) we convert both of them
into their own ICM representations.
These structures are in the ICM form, and can be used
to replace any |A〉 or |Y 〉 state in the initialisation stage
for a higher level circuit. A single level of state distillation
is illustrated, being intended to take the error associated
with the output state from an initial O(p) to O(p3). If
this is not sufficient, then each |A〉 or |Y 〉 state in these
circuits are themselves replaced with identical structures.
Thus the ICM form is maintained and takes the error rate
of each O(p) injected state, to an O(p9) distilled output.
This recursion can continue as much as required (but
often two levels are sufficient for large-scale algorithms)
[39, 42]. State distillation only succeeds when no errors
are detected by the final X-basis measurements. Hence,
for states injected with an error rate p, the circuit will
fail with probability O(p). To maintain a deterministic
array of CNOT gates in the ICM representation, we use
the same trick with selective source and destination tele-
portation and duplicate the distillation circuits. This is
illustrated in Figure 11.
To protect against failures of a distillation circuit, we
utilise selective source teleportation on multiple copies.
The X- and Z-basis measurements on the teleportation
circuits are predicated on the X-measurements return-
ing a trivial syndrome on at least one of the distillation
circuits. As a consequence, the probability of not produc-
ing a distilled |Y 〉 state is reduced from O(p) to O(p2).
This procedure can be repeated to reduce the probabil-
ity of failure arbitrarily. To reduce resources, if multiple
distillation circuits succeed, outputs can be routed using
selective source and destination teleportations to other
regions of the computer where distillation has failed.
The initial decomposed ICM form, combined with
these distillation structures for |A〉 and |Y 〉 states now
allows to represent an arbitrary high level algorithm into
an ICM representation, incorporating all necessary fault-
tolerant ancillary protocols.
XII. COMPILER CODE
The compiler source code is released under the
Microsoft Reference Source License (Ms-RSL, http:
//referencesource.microsoft.com/license.html) at
https://github.com/alexandrupaler/icmconvert. A
first application of the compiler exists at https://
github.com/alexandrupaler/tqec, which is gradually
updated with respect to ICM compilation [72], too.
The ICM compiler consists of three components whose
interaction will be explained and exemplified in the fol-
lowing. Converting an arbitrary circuit into ICM requires
the decomposition of the non-ICM quantum gates, and
there are two possibilities: either a gate can be exactly
decomposed into ICM (first component: the convertft
tool), or it needs to be approximated first into gates that
are easily ICM representable (second component: the
decompose and processraw tools). Irrespective of the
chosen method, the decompositions are stored into and
retrieved from a text database accessed using the meth-
ods of the databasereader class (third component).
The database contains three types of decompositions.
The icmdist decomposition refers to subcircuits used
to replace state injections in an ICM circuit. The
nicm decomposition, used for example for Toffoli gates,
represents the decomposition of a (non-)ICM gate into
non-ICM elements (gates, measurements). Finally, icm
stands for ICM decompositions of non-ICM gates.
From an arbitrary quantum circuit towards an ICM
one, the database plays a central role. In general, each
quantum gate is expressed as a unitary matrix and has
a name, such that a quantum circuit is a list of quan-
tum gate names and the qubits operated on. The nicm
decompositions are obtained by the decompose tool, and
undecomposed quantum gates are specified in a text file,
where the complex matrix entries are written in polar
form. For example, the Hadamard gate (although a di-
rect ICM representation is known) is
1
Hadamard
0.70710678118 0
0.70710678118 0
0.70710678118 0
- 0.70710678118 0
The first line of the file indicates the number of spec-
ified gates (e.g. 1). Each gate specification consists of
name (e.g. Hadamard) and four lines for the complex
numbers of the unitary matrix (e.g. radius 0.70710678118
and angle 0). The decompose tool reads such a file and
outputs corresponding nicm database entries.
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Figure 10: Distillation circuits and their ICM representations. State distillation circuits for the a) |Y 〉 and b) |A〉
states. When all X-measurements produce a trivial syndrome, the output decreases infidelity from O(p) to O(p3), for an
infidelity of p for each of the P gates. S ICM representations for the c) |Y 〉 and d) |A〉 states in time-optimal format. For |A〉
state distillation we only illustrate the replacement for the first two T -gates to save space. There is no time ordered sequence
of measurement for |Y 〉 state distillation, while the time sequencing for |A〉 state distillation is independent for each T -gate,
indicative of a circuit with T -depth one.
After decomposing single qubit unitaries and stor-
ing their nicm decompositions into the database, the
processraw tool takes the input circuit and replaces all
occurences of nicm gates (e.g. Toffoli) with their corre-
sponding database entries. Thus, if in the input circuit
appears the name toffoli, its occurence is replaced by
the decomposition stored into the database. For exam-
ple, the nicm Toffoli gate decomposition is
=toffoli
nicm
0
WIRE WIRE WIRE CTRL WIRE WIRE WIRE CTRL WIRE CTRL WIRE CTRL TGATE
WIRE CTRL WIRE WIRE WIRE CTRL WIRE WIRE TGATE TGT TGATE TGT PGATE
HGATE TGT TGATE TGT TGATE TGT TGATE TGT TGATE HGATE WIRE WIRE WIRE
The name of the decomposed gate is specified on the
first line after the ’=’ character. The second line (e.g.
nicm) indicates the decomposition type, and the third
line the number of required ancillae (e.g. zero). The
convention is that for a controlled gate, as the Toffoli,
the first qubits are the controls and the last ones are the
targets. The final three lines represent the Toffoli de-
composition. For each database entry the decomposition
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Figure 11: Selective source teleportation is used to chose one
of the distilled |Y 〉 states in the event that a distillation cir-
cuit fails. The last bank of X- or Z-basis measurements is
determined by the X-measurements of each distillation cir-
cuit. For injected states with error p, this circuit will not
produce a valid output with probability O(p2), this can be
decreased arbitrarily by including more distillation circuits
and selective source teleportations.
elements (e.g. WIRE, TGATE) are encoded as strings
defined in gatenumbers.h.
The intermediate circuit obtained after executing
processraw is finally processed by convertft. The tool
outputs the ICM circuit description (.circ file), a ge-
ometrical description (.geom file) and a Postscript rep-
resentation of the ICM circuit (.ps file). Furthermore,
convertft takes as a parameter the number of distilla-
tion rounds to be included into the ICM circuit. The
functionality of this tool is illustrated using the icm de-
compostion of the T gate.
=TGATE
icm
1
EMPTY AA
c 2 1
MZ EMPTY
The T gate requires a single ancilla, and because of its
ICM form the decomposition consists of the same three
regions. The fourth line in the listing indicates the ini-
tialisations of the qubits: the initialisation of the first
qubit is left unchanged (EMPTY) and the second qubit
is initialised into |A〉 (AA). The lines starting with the
character c represent CNOTs (e.g. c 2 1 is a CNOT
controlled by the second qubit and targeting the first
qubit). The last decomposition line specifies measure-
ment types: the first qubit is measured in Z (MZ), and
the second qubit is left unmeasured (EMPTY).
After replacing in the intermediate circuit each
occurence of TGATE with the icm decomposition,
convertft can include distillation sub circuits into the
ICM output. For example, the |A〉 state distillation cir-
cuit is specified as (\ indicates a continuation of the same
text line)
=AA
icmdist
15
PLUS PLUS ZERO PLUS ZERO ZERO ZERO PLUS \
ZERO ZERO ZERO ZERO ZERO ZERO ZERO PLUS EMPTY
c 16 15
c 1 3 5 7 9 11 13 15
c 2 3 6 7 10 11 14 15
c 4 5 6 7 12 13 14 15
c 8 9 10 11 12 13 14 15
c 15 3 5 6 9 10 12
MA MA MA MA MA MA MA MA MA MA MA MA MA MA MA EMPTY
Distillations are included by replacing each occurence
of the AA initialisation with the above specified circuit.
The measurements in the |A〉 basis (MA) are not corre-
sponding to the ICM definition offered in the introduc-
tion in the main text, and in a second step each MA
occurence is replaced by a T gate applied before an X
basis measurement. Finally, the T gates are ICM decom-
posed.
=MA
nicm
0
TGATE MX
The above T gate decompositions did not include
the selective source and destination teleportations, but
these can be easily included by augmenting the TGATE
database entry. In this case, the variable ancillae mea-
surement types (effect of probabilistic corrections) are
specified using the operations MXZ and MZX also de-
fined in gatenumbers.h.
=TGATE
icm
5
EMPTY AA ZERO YY PLUS ZERO
c 2 1
c 2 3
c 4 2
c 5 3
c 4 6
c 5 6
MZ MZX MXZ MXZ MZX EMPTY
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The circuit description presented in the results section
of the main text is a reformulation of the database en-
try format. The initialisation and measurement lines in
the circuit description are compressed to a single line in
the database entries, and instead of the cnot command,
the database uses the c command. This fact shows that,
once a circuit is ICM transformed, it can be easily stored
into the database for future transformations to use it as
a sub circuit (e.g. modular adders used in modular mul-
tiplications).
